CPE 426/526 - VLSI Using Hardware Description Languages, Modeling, and Synthesis

COURSE INFORMATION:

Credit Hours:
3
Prerequisites:
EE 202, EE 315
Description:
Modern VLSI design techniques and tools, such as silicon compilers
(V)HDL modeling languages, placement and routing tools, synthesis
tools, and simulators. Students will design, simulate, and layout
both programmable logic families and ASIC libraries.
Topics:

Spring 2009 Information

webmaster@eng.uah.edu