1. (20 points) Describe the following logic expression

\[(A' \cdot B' \cdot D) + (A \cdot B \cdot C) + (B' \cdot C')\]

with a structural VHDL model using the following package located in library WORK.

Hint: If you don’t need all of the inputs, you can tie one or more of them to ‘0’ or ‘1’.

```vhdl
package LOGIC_PKG is
    component AND3_OP
        port A, B, C : in BIT; Z out BIT);
    end component;
    component NAND2_OP
        port A, B : in BIT; Z out BIT);
    end component;
    component OR4_OP
        port A, B, C, D : in BIT; Z out BIT);
    end component;
end LOGIC_PKG;
```

2. (1 point) A ________________ is a signal used in describing the interface of a VHDL model.
3. (15 points) Write a function that accepts a bit vector of arbitrary length and returns an integer that is the total number of ‘1’s contained in the bit vector.

4. (2 points) For the following function call, which function will be called? _____

VARIABLE a, b : INTEGER;
b := decrement (a);

(a) FUNCTION decrement (x : INTEGER) RETURN INTEGER;
(b) FUNCTION decrement (x : REAL) RETURN REAL;

5. (1 point) ________________ is an example of a VHDL attribute.
6. (20 points) Consider the following combinational digital system, called a light-emitting diode (LED) driver. The LED driver converts a 2-bit binary number \((D_1D_0)\) into an LED-displayed numeral. For example, \(D_1D_0 = 10_2\) is displayed by asserting \(S_0, S_1, S_2, S_4,\) and \(S_5.\)

(a) (5 points) Write an entity for the LED driver. (b) (15 points) Use concurrent signal assignments to model the LED driver.
7. (5 points) Consider the following structural VHDL model.

```vhdl
entity SMODEL is
  port
    (P1 : in BIT;
     P2 : out BIT;
     P3 : inout BIT);
end SMODEL;

architecture STRUCTURE of SMODEL is
  component UNIT
    port (C1, C2, : in BIT; C3 : out BIT);
    end component;

begin
  U1 : UNIT port map (C1 => ?, C2 => ?, C3 => ?);
end STRUCTURE;
```

(a) (3 points) Complete the structural description by giving a legal set of port-to-port connections for entity ports P1, P2, and P3 and component ports C1, C2, and C3.

(b) (2 points) Is there more than one possible set of legal port-to-port connections?

8. (1 point) An entity X, when used in another entity, becomes a __________________ for the entity Y.

9. (1 point ) __________________ is an example of an unconstrained array.

10. (1 point) ______________ delay is the delay which represents wire delay in VHDL.

11. (1 point) All statements inside of a process are __________________.
12. (20 points) Specify type declarations for the following data types.

   a. (3 points) A four valued logic system, **MVL4**, with values ‘0’, ‘1’, ‘X’, and ‘Z’. Values ‘0’ and ‘1’ have the usual logic meaning. Value ‘Z’ means high impedance state and ‘X’ means unknown. Any uninitialized data item of this type should have value ‘X’.

   b. (3 points) A **DAY_OF_WEEK** enumeration data type.

   c. (2 points) A data type **BUFFER_NUMBER** that can have integer values in the range from 0 to 7.

   d. (2 points) A data type **COST** that can have real values between $0.00 and $1,405.00.

   e. (2 points) A descending range data type **DEC_16** with integer values from 15 to 0.

   f. (4 points) A 16-bit descending-index register composite data type, **REG_16_DESCENDING**, with index valued from the type **DEC_16** declared above, and component values of type **MVL4**.

   g. (4 points) A three-dimensional table, **TABLE_3D**, with index values and table entries all of type **std_logic** (which has been declared elsewhere and is visible).
13. (12 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine?

ENTITY state_machine IS
  PORT (sig_in : IN BIT; clk : IN BIT;
        sig_out : OUT BIT);
END state_machine;

ARCHITECTURE state_machine OF state_machine IS
  TYPE state_type IS (a, b, c, d, e);
  SIGNAL current_state, next_state : state_type;
BEGIN
  PROCESS (sig_in, current_state)
  BEGIN
    sig_out <= '0';
    next_state <= e;
    CASE current_state
    WHEN a =>
      IF sig_in = '0' THEN
        next_state <= a;
        sig_out <= '1';
      ELSE
        next_state <= d;
      END IF;
    WHEN b =>
      IF sig_in = '0' THEN
        next_state <= b;
      ELSE
        next_state <= c;
        sig_out <= '1';
      END IF;
    WHEN c =>
      IF sig_in = '1' THEN
        sig_out <= '1';
        next_state <= a;
      ELSE
        next_state <= e;
      END IF;
    WHEN d =>
      IF sig_in = '0' THEN
        sig_out <= '1';
        next_state <= e;
      END IF;
    WHEN e =>
      IF sig_in = '1' THEN
        next_state <= c;
      END IF;
    END CASE;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF (clk'EVENT AND clk = '1') THEN
      current_state <= next_state;
    END IF;
  END PROCESS;
END state_machine;