1. (1 point) A(n) ______SDF (Standard Delay Format)______________ file stores the timing data generated by EDA tools for use at any stage in the design process.

2. (1 point) ____Configurations______________ allow us to bind components in a structural model to the architecture and entity for that component.

3. (10 points) Modify the following VHDL model by adding a parameter that sets the number of flip-flops in the counter.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity UPCOUNT is
    port ( CLOCK, RESETN, E : in std_logic;
           Q                : out std_logic_vector (3 downto 0));
end UPCOUNT;

architecture BEHAVIOR of UPCOUNT is
    signal COUNT : std_logic_vector (3 downto 0);
begin
    process (CLOCK, RESETN)
    begin
        if RESETN = 0 then
            COUNT <= 0000;
        elsif (CLOCK event and CLOCK = 1) then
            if E = 1 then
                COUNT <= COUNT + 1;
            else
                COUNT <= COUNT;
            end if;
        end if;
    end process;

    Q <= COUNT;
end BEHAVIOR;
```

See solution files for answer.
4. (5 points) What kind of hardware element will be inferred by a synthesis tool from the following model? A flip-flop

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity WIDGET is
  Port (A, B : in SIGNED (0 to 2);
        CLK : in std_logic;
        Z : out SIGNED(0 to 2));
end WIDGET;

architecture EXAMPLE of WIDGET is
begin
  process (CLK)
  begin
    if (CLK = '1') then
      Z <= A nor B;
    end if;
  end process;
end EXAMPLE;
```

5. (8 points) Draw the transistor-level diagram of a CMOS three-input NOR gate.

[Diagram of CMOS three-input NOR gate]
6. (2 points) Why does CMOS logic have low static-power dissipation?

CMOS logic only dissipates power when it’s switching, otherwise, there is no path from power to ground and no current is flowing.

7. (3 points) A modeler wishes to model a counter with an integer variable. Should he use type Integer or a constrained integer? Why?

Constrained integer, to reduce the space searched by the synthesis tool.

Consider the following VHDL code:

```vhdl
-- Entity declaration
---------------------------------------
entity SCHED2 is
  port (A, B, C, D, E, F: in INTEGER;
        CLK : in BIT;
        X, Y: out INTEGER);
end SCHED2;
---------------------------------------

-- Architecture declaration
---------------------------------------
architecture HIGH_LEVEL of SCHED2 is
  signal Z: INTEGER;
begin
  X <= (A - B) * Z;
  Y <= (A * B) + Z;
  Z <= C * D + (E + F)/D;
end HIGH_LEVEL;
```

8. (15 points) The following tasks refer to the VHDL code above. Assume that there are no hardware constraints.
   a. (5 points) Draw a data flow graph.
   b. (5 points) Derive an ASAP schedule.
   c. (5 points) Derive an ALAP schedule.

The way I've done it, a and b are the same.
9. (10 points) Derive a schedule using the freedom-directed method for the VHDL code above, using the following hardware constraint; all operations are done in an ALU module and there are two ALU modules available.

<table>
<thead>
<tr>
<th>Operation</th>
<th>Earliest ASAP</th>
<th>Latest ALAP</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>4</td>
<td>4</td>
<td>1</td>
</tr>
</tbody>
</table>

For two ALUs,

Step 1 \{1, 2, 4, 5\} schedule 1, 2
Step 2 \{4, 5, 3\} schedule 3, 4
Step 3 \{5, 6\} schedule 5, 6
Step 4 \{7, 8\} schedule 7, 8
10. (10 points) For the data lifetime chart shown, use the left edge algorithm to obtain an efficient register allocation.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
<th>I</th>
<th>J</th>
<th>K</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>X</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S4</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S5</td>
<td>X</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Sorting,

<table>
<thead>
<tr>
<th></th>
<th>D</th>
<th>C</th>
<th>G</th>
<th>E</th>
<th>J</th>
<th>B</th>
<th>H</th>
<th>F</th>
<th>I</th>
<th>A</th>
<th>L</th>
<th>K</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>X</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S4</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S5</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>R1</th>
<th>R2</th>
<th>R3</th>
<th>R4</th>
<th>R5</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>D</td>
<td>C</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>E</td>
<td>C</td>
<td>G</td>
<td>J</td>
<td>B</td>
</tr>
<tr>
<td>S3</td>
<td>H</td>
<td>F</td>
<td>G</td>
<td>J</td>
<td>B</td>
</tr>
<tr>
<td>S4</td>
<td>I</td>
<td>F</td>
<td>A</td>
<td>L</td>
<td>B</td>
</tr>
<tr>
<td>S5</td>
<td>I</td>
<td>F</td>
<td>A</td>
<td>L</td>
<td>K</td>
</tr>
</tbody>
</table>

11. (10 points). Develop a VHDL model for an SN7400 2-input NAND gate. Use generics to represent TPHL and TPLH.

See solution files for answer.

12. (15 points) Create a VHDL entity named if2to4 that represents a 2-to-4 binary decoder which has an architecture which uses an if-then-else statement to represent the functionality of the decoder. Create a second entity and its accompanying architecture that represents a 3-to-8 decoder by using two instances of the if2to4 entity.

See solution files for answer.

13. (4 points) List the four types of paths which must be considered when doing timing analysis of sequential circuits.
14. (6 points) If the NRE costs for MPBA and CBIC circuits are $97,000 and $166,000, respectively, and the cost of individual parts for MPBA and CBIC circuits are $9 and $6, respectively, what is the breakeven manufacturing volume for these two types of circuits?

Total cost = NRE + unit cost * x, where x is the number sold

Total cost_{MPBA} = 97,000 + 9x
Total cost_{CBIC} = 166,000 + 6x

At break even, the costs are equal,

97,000 + 9x = 166,000 + 6x
3x = 69,000
x = 23,000